BusMOP
From FSL
 |
|
 |
|||||
|---|---|---|---|---|---|---|---|
| ... | |||||||
| ... | |||||||
BusMOP |
... | ... | ... | ... | |||
| ... | ... | ... | ... | ... | ... | ... | ... |
| MOP Matrix: a clickable map of MOP pages. | |||||||
Brief Discription
BusMOP is an extension of MOP designed to monitor system buses using FPGA-based monitors. More information can be found in:
- Hardware Runtime Monitoring for Dependable COTS-based Real-Time Embedded Systems
- Rodolfo Pellizzoni, Patrick Meredith, Marco Caccamo and Grigore Rosu
RTSS'08, IEEE, pp. 481-491. 2008
PDF, Experiments, RTSS'08 slides, RTSS'08, BIB
Note: The syntax of handlers and declarations has changed since the publication to be more consistent with JavaMOP.
Online Trial
We have an online interactive webpage for the two logics we currently support, extended regular expressions (ERE) and past time temporal logic (PTLTL). Examples of each are in their particular directories. For help with specification syntax click the Specification Syntax Help button.
Note: if there are any technical difficulties please alert pmeredit@cs.uiuc.edu
Please press the Run button once and wait; it may take a few seconds to run BusMOPOnline; the execution of BusMOPOnline using this web interface is limited to 2 minutes of CPU time and 500 MB of RAM.
